EE 330 Lecture 36

High Frequency Operation of Amplifiers Digital Circuit Design


- Basic Logic Gates
- Properties of Logic Families

Fall 2023 Exam Schedule

- Exam 1 Friday Sept 22
- Exam 2 Friday Oct 20
- Exam 3 Friday Nov. 17

Final Monday Dec 11 12:00 – 2:00 p.m.

Cascade Configurations





Two-stage CE Cascade



- Large gains can be obtained by cascading
- Gains are multiplicative (when loading is included)
- Large gains used to build "Op Amps" and feedback used to control gain value
- Some attention is needed for biasing but it is manageable
- Minor variant of the two-stage cascade often used to build Op Amps
- Compensation of two-stage cascade needed if feedback is applied to maintain stability
- For many years three or more stages were seldom cascaded because of challenges in compensation to maintain stability though recently some industrial adoptions

Other Basic Configurations






Darlington Configuration

S. DARLINGTON


2,663,806


SEMICONDUCTOR SIGNAL TRANSLATING DEVICE




- Current gain is approximately β²
- Two diode drop between B_{eff} and E_{eff}

Other Basic Configurations





Sziklai Pair



⊥ 1∐, *U*,

2,791,644

PUSH-PULL AMPLIFIER WITH COMPLEMENTARY TYPE TRANSISTORS


Filed Nov. 7, 1952

- Gain similar to that of Darlington Pair
- Current gain is approximately β_n β_p
- Current gain will not be as large when $\beta_p < \beta_n$
- Only one diode drop between B_{eff} and E_{eff}

Other Basic Configurations


Buffer

Super Buffer



Ideally $V_{OUT} = V_{IN}$

Assume load terminated on gnd Current through M_1 changes with V_{IN} Voltage shift varies with V_{IN} in buffer




Assume load terminated on gnd


Current through shift transistor is constant for Super Buffer as V_{IN} changes so voltage shift does not change with V_{IN}

Same nominal voltage shift as buffer

Other Basic Configurations

Low offset buffers






- Actually a CC-CC or a CD-CD cascade
- Significant drop in offset between input and output
- Biasing with DC current sources
- Can Add Super Buffer to Output

Review from Last Lecture Parasitic Capacitors in MOSFET


Operation Region Dependent and Fixed --Saturation



Overlap Capacitors: C_{GDO} , C_{GSO} Junction Capacitors: C_{BS1} , C_{BD1} **Saturation Capacitors:** C_{GCH} , C_{BCH}

- $2/3 C_{OX}WL$ is often attributed to C_{GCH} to account for LD and saturation
- This approximation is reasonable for minimum-length devices but not so good for longer devices


Review from Last Lecture Parasitic Capacitance Summary



	Cutoff	Ohmic	Saturation
C _{GS}	CoxWL _D	0.5C _{OX} WL	CoxWL _D +(2/3)C _{OX} WL
	CoxWL _D	0.5C _{OX} WL	CoxWL _D
C _{BG}	CoxWL (or less)	0	0
C _{BS}	$C_{BOT}A_{S}+C_{SW}P_{S}$	C _{BOT} A _S +C _{SW} P _S +0.5WLC _{BOTCH}	C _{BOT} A _S +C _{SW} P _S +(2/3)WLC _{BOTCH}
C _{BD}	$C_{BOT}A_D + C_{SW}P_D$	C _{BOT} A _D +C _{SW} P _D +0.5WLC _{BOTCH}	$C_{BOT}A_{D}+C_{SW}P_{D}$

Observe there is no C_{DS} in this model because does not physically exist

Parasitic Capacitance Implications



The parasitic capacitances inherently introduce an upper limit on how fast either digital circuits or analog circuits can operate in a given process

Two parameters, f_{MAX} and f_{T} , (not defined yet) are two metric that are used to specify the fundamental speed limit in a semiconductor process

The dominant parasitic capacitances for most circuits are C_{GS} and C_{BD}

$f_{\rm T}$ and $f_{\rm MAX}$ for a semiconductor process

 $f_{\rm T}$ is defined to be the frequency where the short-circuit current gain of a transistor drops to unity

 f_{MAX} is defined to be the frequency where the power gain of the transistor drops to unity (related to the maximum frequency of oscillation in a process)

$$f_{T} \simeq \frac{3}{4\pi} \frac{\mu V_{EB}}{L_{\min}^{2}} = \frac{3}{16\pi} \frac{\mu \left| V_{DD} - V_{TH} \right|}{\left(\lambda - LD \right)^{2}}$$

 $\rm f_{T}$ strongly dependent on $\rm V_{EB}$

for the ON 0.5u process

$$u_n C_{OX} = 100 u A/V^2$$

 $C_{OX} = 2.4 f F/u^2$
 $\lambda = 0.2 u$
 $LD = .05 u$
 $V_{THn} = 0.8 V$
 $u_n = 400 cm^2 A F^{-1} V^{-2}$
 $u_n = 400 cm^2 A F^{-1} V^{-2}$
 $At V_{EB} = 1V, f_T = 25 G H z$

Note: As feature sizes shrink with process nodes, V_{EB-MAX} will typically drop linearly but L_{min} will drop quadratically thus f_T gets much larger in small feature processes

$f_{\rm T}$ and $f_{\rm MAX}$ for a semiconductor process





Fig. 7. (a) Maximum stable gain (MSG) and maximum available gain (MAG) for different channel lengths and (b) the cutoff frequency (f_T) and maximum oscillation frequency (f_{max}) as functions of the channel length.

For 0.18u process, $V_D = 2V$, $V_G = 1.2V$

Journal of the Korean Physical Society, Vol. 40, No. 1, January 2002, pp. 45~48


Parasitic Capacitance Summary



High Frequency Large Signal Model


High Frequency Small Signal Model (saturation region)

Often V_{BS} =0 and C_{BG} =0 in saturation, so simplifies to




High Frequency Small-Signal Model

(Saturation Region)




Often V_{BS} =0 and C_{BG} =0, so simplifies to



High Frequency Small-Signal Model


Often V_{BS} =0 and C_{BG} =0 and C_{GD} and g_0 can be neglected so simplifies farther to



Neglecting C_{GD} which is high frequency feedback from output to input often simplifies analysis considerably

Recall:


Small-signal and simplified dc equivalent elements



Have not yet considered situations where the small capacitor is relevant in small-signal analysis

Recall:


Small-signal and simplified dc equivalent elements




Have not yet considered situations where the small capacitor is relevant in small-signal analysis

Consider a bipolar amplifier first where C_3 is a small capacitor but not a parasitic capacitor

Recall:




If capacitors are large




 $A_{V} = -g_{m1} \bullet R_{3} / R_{L}$

What if C_1 and C_2 large but C_3 is not large?:



What if C_1 and C_2 large but C_3 not large?:



From KCL:

$$\begin{array}{l} \boldsymbol{\mathcal{V}}_{OUT}\left(\boldsymbol{s}\boldsymbol{C}_{3}+\boldsymbol{G}_{L}\right)=\boldsymbol{\mathcal{V}}_{S}\boldsymbol{c}_{3} \\ \boldsymbol{\mathcal{V}}_{1}\left(\boldsymbol{s}\boldsymbol{C}_{3}+\boldsymbol{G}_{3}\right)+\boldsymbol{g}_{m1}\boldsymbol{\mathcal{V}}_{N}=\boldsymbol{\mathcal{V}}_{OUT}\boldsymbol{s}\boldsymbol{C}_{3} \end{array} \right\}$$


Solving:

$$\frac{\mathcal{V}_{OUT}}{\mathcal{V}_{N}} = -\frac{-sC_{3}g_{m1}}{sC_{3}(G_{L}+G_{3})+G_{3}G_{L}}$$


Equivalently:


$$\frac{\mathcal{V}_{OUT}}{\mathcal{V}_{N}} = -\frac{g_{m1}sC_{3}R_{3}R_{L}}{sC_{3}(R_{L}+R_{3})+1}$$


Serves as a first-order high-pass filter




Consider parasitic C_{GS} and C_{DB}







Consider parasitic C_{GS} , C_{GD} , and C_{DB}




Device parasitics problematic at high frequencies

 C_{DB} , C_{GD} and C_{GS} effects can be significant


Value of parasitic capacitances strongly dependent upon layout


Device parasitics usually not a problem at audio frequencies

Causes gain to decrease at high frequencies: has one high frequency LHP pole and one high frequency RHP zero. Example: Determine the small-signal voltage gain and the 3dB bandwidth. Consider only the effects of C_{DB} on the BW. Assume a 0.5u process with V_{TH} =0.75V and the layout of the transistor shown.




$$I_{DQ} = 100 \,\mu A \,/\, V^2 \,\frac{10}{2 \cdot 1} (2 - 0.75)^2 = 0.78 \,m A$$
$$I_{DQ} R_D = 0.78 \,m A \cdot 2K = 1.56$$






Example: Determine the small-signal dc voltage gain and the 3dB bandwidth. Consider only the effects of C_{DB} on the BW. Assume a 0.5u process with V_{TH} =0.75V and the layout of the transistor shown.



Solution continued:



Sinusoidal Steady State Response for Linear Systems

$$V_{\rm IN}(t) \longrightarrow A_{\rm V}(s) \longrightarrow V_{\rm OUT}(t)$$


Key Result from EE 201

If $V_{IN} = V_m sin(\omega t + \theta)$ where V_m is small (so linear operation maintained)

Steady state output is also a sinusoid given by

$$V_{OUT}(t) = V_m |A_V(j\omega)| \sin(\omega t + \theta + \angle A_V(j\omega))$$

Sinusoidal Steady State Response for Linear Systems




If $V_{IN} = V_m \sin(\omega t + \theta)$


For V_m small, small-signal steady state output given by


$$V_{OUT}(t) = V_m \frac{g_{m1}R_D}{\sqrt{\left(\omega C_{DB}R_D\right)^2 + 1}} \sin\left(\omega t + \theta - 180^\circ - \tan^{-1}\left(\frac{\omega C_{DB}R_D}{1}\right)\right)$$

Digital Circuit Design

Most of the remainder of the course will be devoted to digital circuit design








Verilog

module gates (input logic [3:0] a,b, output logic [3:0] y1,y2,y3,y4,y5); assign y1 = a&b; //AND assign y2 = a | b; //OR assign y3 = a ^ b; //XOR assign y4 = ~(a & b); //NAND assign y5 = ~(a | b); //NOR endmodule

A rendering of a small standard cell with three metal layers (<u>dielectric</u> has been removed). The sand-colored structures are metal interconnect, with the vertical pillars being contacts, typically plugs of tungsten. The reddish structures are <u>polysilicon</u> gates, and the solid at the bottom is the crystalline silicon bulk



Standard Cell Library

VHDL


library IEEE; use IEEE.STD_LOGIC_1164.all;

entity gates is

port(a,b: in STD_LOGIC_VECTOR(3 dowto 0); y1,y2,y3,y4,y5:out STD_LOGIC_VECTOR(3 downto 0)); end;

architecture synth of gates is begin

```
y1 <= a and b;
y2 <= a or b;
y3 <= a xor b;
y4 <= a nand b;
y5 <= a nor b;
end;
```




Digital Circuit Design


Hierarchical Design

- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS
 Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
- Sizing of Gates
 - The Reference Inverter


- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators



Multiple Levels of Abstraction



Bottom




Multiple Sublevels in Each Major Level All Design Steps may not Fit Naturally in this Description

Behavioral: Describes what a system does or what it should do


- **Structural :** Identifies constituent blocks and describes how these blocks are interconnected and how they interact
- **Physical :** Describes the constituent blocks to both the transistor and polygon level and their physical placement and interconnection

Multiple representations often exist at any level or sublevel

Example: Two distinct representations at the physical level (polygon sublevel)




Example: Two distinct representations at physical level (schematic sublevel)




Example: Three distinct representations at the structural/behavioral level (gate sublevel)



 $C = A \oplus B$





In each domain, multiple levels of abstraction are generally used.

Consider Physical Domain

- Consider lowest level to highest
 - 0 placement of diffusions, thin oxide regions, field oxide, ect. on a substrate.
 - polygons identify all mask information (not unique)
 - 2 transistors (not unique)
 - 3 gate level (not unique)
 - 4 cell level

Adders, Flip Flop, MUTs,...

Information Type

PG data G.D.F Netlist HDL Description

Structural Domain:

- DSP
- Blocks (Adders, Memory, Registers, etc.
- Gates
- Transistor

Information Type

HDL

Netlists

Behavior Domain (top down):

- Application
- Programs
- Subroutines
- Boolean Expressions

Information Type

High-Level Language HDL

Representation of Digital Systems

Standard Approach to Digital Circuit Design

8 – level representation

- 1. Behavioral Description
 - Technology independent
- RTL Description (Register Transfer Level)
 (must verify (1) ⇔ (2))
- 3. RTL Compiler

Registers and Combinational Logic Functions

- 4. Logic Optimizer
- 5. Logic Synthesis

Generally use a standard call library for synthesis

(sublevels 6-8 not shown on this slide)

Frontend design

Representation of Digital Systems

Standard Approach to Digital Circuit Design

- 1. Behavioral Description
 - Technology independent
- 2. RTL Description
 - (must verify (1) \Leftrightarrow (2))
- 3. RTL Compiler

Registers and Combinational Logic Functions

4. Logic Optimizer

5. Logic Synthesis

Generally use a standard call library for synthesis

Backend design

6. Place and Route

(physically locates all gates and registers and interconnects them)

- 7. Layout Extraction
 - DRC
 - Back Annotation
- 8. Post Layout simulation

May necessitate a return to a higher level in the design flow

Logic synthesis, though extensively used, often is not as efficient nor as optimal for implementing some important blocks or some important functions

These applications generally involve transistor level logic circuit design that may combine one or more different logic design styles

End of Lecture 36